Ð þíà8Ä(Œfragment@0ÿÿÿÿ__overlay__okayfragment@1ÿÿÿÿ__overlay__ ÿÿÿÿ pcie-phy0 'ÿÿÿÿokayfragment@2ÿÿÿÿ__overlay__usb0-default-pins3¼Gfragment@3ÿÿÿÿ__overlay__okayOÿÿÿÿ™ÿÿÿÿ_ÿÿÿÿ™ÿÿÿÿ™fragment@4ÿÿÿÿ__overlay__okay_ÿÿÿÿ—ÿÿÿÿ— ÿÿÿÿ usb3-phyfragment@5ÿÿÿÿ__overlay__vdefault„Žhost –super-speed¤¼fragment@6ÿÿÿÿ__overlay__okay__fixups__4Ô/fragment@0:target:0/fragment@1/__overlay__:phys:0Ü/fragment@1:target:0&å/fragment@1/__overlay__:reset-gpios:0í/fragment@2:target:0_÷/fragment@3:target:0/fragment@3/__overlay__:assigned-clocks:12/fragment@4/__overlay__:phys:0ðÿ/fragment@3/__overlay__:assigned-clocks:0/fragment@3/__overlay__:assigned-clock-parents:0/fragment@3/__overlay__:assigned-clock-parents:12/fragment@4/__overlay__:assigned-clock-parents:0/fragment@4/__overlay__:assigned-clock-parents:12/fragment@4:target:0/fragment@5:target:0/fragment@6:target:0__local_fixups__fragment@5__overlay__„ targetstatusnum-lanesphysphy-namesreset-gpiospinctrl-single,pinsphandleassigned-clocksassigned-clock-parentspinctrl-namespinctrl-0dr_modemaximum-speedsnps,dis-u1-entry-quirksnps,dis-u2-entry-quirkserdes1pcie1_rcpca9555main_pmx0serdes0k3_clksdwc3_0usb0usb0_phy