Ð þíÆ8è(Þ°fragment@0ÿÿÿÿ__overlay__ÿÿÿÿ™ÿÿÿÿÿÿÿÿ$ÿÿÿÿ™ÿÿÿÿ™ÿÿÿÿ™.okayfragment@1ÿÿÿÿ__overlay__ÿÿÿÿÿÿÿÿ.okayfragment@2ÿÿÿÿ__overlay__5?ÿÿÿÿÿÿÿÿDpcie-phy0pcie-phy1 Nÿÿÿÿ.okayfragment@3ÿÿÿÿ__overlay__usb0-default-pinsZ¼nfragment@4ÿÿÿÿ__overlay__.okayfragment@5ÿÿÿÿ__overlay__.okayfragment@6ÿÿÿÿ__overlay__vdefault„Žhost__fixups__»–/fragment@0:target:0/fragment@0/__overlay__:assigned-clocks:12/fragment@0/__overlay__:assigned-clocks:20/fragment@1/__overlay__:assigned-clock-parents:0/fragment@2/__overlay__:phys:0¿ž/fragment@0/__overlay__:assigned-clocks:0/fragment@0/__overlay__:assigned-clock-parents:0/fragment@0/__overlay__:assigned-clock-parents:12/fragment@0/__overlay__:assigned-clock-parents:24_¦/fragment@1:target:0/fragment@1/__overlay__:assigned-clocks:0/fragment@2/__overlay__:phys:12®/fragment@2:target:0&·/fragment@2/__overlay__:reset-gpios:0¿/fragment@3:target:0É/fragment@4:target:0Ð/fragment@5:target:0Ù/fragment@6:target:0__local_fixups__fragment@6__overlay__„ targetassigned-clocksassigned-clock-parentsstatusnum-lanesphysphy-namesreset-gpiospinctrl-single,pinsphandlepinctrl-namespinctrl-0dr_modeserdes0k3_clksserdes1pcie0_rcpca9555main_pmx0dwc3_0usb0_phyusb0