Ð þí »8<(fragment@0/__overlay__pcie-refclk0 gpio-gate-clockdefault%/ÿÿÿÿ6 CÿÿÿÿPfragment@1Xÿÿÿÿ__overlay__pcie-usb-sel-default-pins_|Ppcie-default-pins_˜Pfragment@2Xÿÿÿÿ__overlay__default% sÿÿÿÿ%ÿÿÿÿ „pcie-phyŽ˜okayfragment@3Xÿÿÿÿ__overlay__Ÿfragment@4Xÿÿÿÿ__overlay__­fragment@5Xÿÿÿÿ__overlay__ ¹fragment@6Xÿÿÿÿ__overlay__Ðõáfragment@7Xÿÿÿÿ__overlay__/ÿÿÿÿ¢ÿÿÿÿ¢fragment@8Xÿÿÿÿ__overlay__àfragment@9Xÿÿÿÿ__overlay__ íhigh-speed__fixups__Cû/fragment@0/__overlay__/pcie-refclk0:clocks:0/fragment@6:target:04 /fragment@0/__overlay__/pcie-refclk0:enable-gpios:0/fragment@1:target:0/fragment@2:target:0&'/fragment@2/__overlay__:reset-gpios:042/fragment@2/__overlay__:phys:0/fragment@3:target:0H/fragment@4:target:0W/fragment@5:target:0_/fragment@7:target:0Ck/fragment@7/__overlay__:clocks:0/fragment@7/__overlay__:clocks:12s/fragment@8:target:0z/fragment@9:target:0__local_fixups__fragment@0__overlay__pcie-refclk0%fragment@2__overlay__%fragment@5__overlay__ ¹fragment@7__overlay__/ target-pathcompatiblepinctrl-namespinctrl-0clocks#clock-cellsenable-gpiosphandletargetpinctrl-single,pinsreset-gpiosphysphy-namesnum-lanesstatuscdns,phy-typeidle-statesassigned-clock-parentsclock-frequencyti,usb2-onlymaximum-speedserdes_refclkmain_gpio1main_pmx0pcie0_rcmain_gpio0serdes0_pcie_usb_linkserdes_ln_ctrlserdes0serdes_wiz0k3_clksusbss0usb0