8(Rtfragment@0/__overlay__aliases" /icssg1-eth/ethernet-ports/port@1mdio-mux-2mdio-mux-multiplexer!.>Mmdio@0Y>Methernet-phy@3Y]rfragment@1__overlay__icssg1-rgmii2-default-pins`  48<@HDfragment@2__overlay__fragment@3__overlay__ disabledfragment@4__overlay__ disabledfragment@5__overlay__fragment@6__overlay__okay rgmii-id__fixups__2/fragment@0/__overlay__/mdio-mux-2:mux-controls:05/fragment@0/__overlay__/mdio-mux-2:mdio-parent-bus:0/fragment@1:target:0/fragment@2:target:0$/fragment@2/__overlay__:pinctrl-0:0 /fragment@3:target:0/fragment@4:target:0/fragment@5:target:0$*/fragment@5/__overlay__:pinctrl-0:0E/fragment@6:target:0__local_fixups__fragment@5__overlay__fragment@6__overlay__ target-pathethernet1compatiblemux-controlsmdio-parent-bus#address-cells#size-cellsregtx-internal-delay-psrx-internal-delay-psphandletargetpinctrl-single,pinspinctrl-0statusphy-handlephy-modemdio_muxicssg1_mdiomain_pmx0cpsw3grgmii1_pins_defaultcpsw_port2mdio_mux_1icssg1_ethicssg1_rgmii1_pins_defaulticssg1_emac1