Ð þíž8„(Lfragment@0/__overlay__aliases" /icssg1-eth/ethernet-ports/port@1mdio-mux-2mdio-mux-multiplexer!ÿÿÿÿ.ÿÿÿÿ>Mmdio@0Y>Methernet-phy@3Y]fragment@1eÿÿÿÿ__overlay__icssg1-mii1-default-pinspløôðìèäÈÐÄÀ̼¸Ø]icssg1-mii2-default-pinsplHD@<84  (]fragment@2eÿÿÿÿ__overlay__€ÿÿÿÿfragment@3eÿÿÿÿ__overlay__ Šdisabledfragment@4eÿÿÿÿ__overlay__ Šdisabledfragment@5eÿÿÿÿ__overlay__€fragment@6eÿÿÿÿ__overlay__‘miifragment@7eÿÿÿÿ__overlay__Šokayš‘mii__fixups__2¥/fragment@0/__overlay__/mdio-mux-2:mux-controls:05®/fragment@0/__overlay__/mdio-mux-2:mdio-parent-bus:0º/fragment@1:target:0Ä/fragment@2:target:0$Ë/fragment@2/__overlay__:pinctrl-0:0ß/fragment@3:target:0ê/fragment@4:target:0õ/fragment@5:target:0/fragment@6:target:0 /fragment@7:target:0__local_fixups__fragment@5__overlay__€fragment@7__overlay__š target-pathethernet1compatiblemux-controlsmdio-parent-bus#address-cells#size-cellsregphandletargetpinctrl-single,pinspinctrl-0statusphy-modephy-handlemdio_muxicssg1_mdiomain_pmx0cpsw3grgmii1_pins_defaultcpsw_port2mdio_mux_1icssg1_ethicssg1_emac0icssg1_emac1