Ð þí$U8!t(á!<)microchip,sparx5-pcb125microchip,sparx5 +7Sparx5 PCB125 Reference Boardaliases=/axi@600000000/spi@600104000 B/axi@600000000/serial@600100000 J/axi@600000000/serial@600102000chosenRserial0:115200n8cpus+cpu-mapcluster0core0^core1^cpu@0arm,cortex-a53bcpun rspin-table€‘cpu@1arm,cortex-a53bcpun rspin-table€‘l2-cache0cache™¥‘arm-pmuarm,cortex-a53-pmu ³¾psci arm,psci-0.2ysmc Ñdisabledtimerarm,armv8-timer0³   lcpll-clk fixed-clockØå•ù‘clock-controller@61110000cmicrochip,sparx5-dpllØõ n $‘ ahb-clk fixed-clockØåæ²€‘sys-clk fixed-clockØå%@¾@‘axi@600000000 simple-bus+üinterrupt-controller@600300000 arm,gic-v3+<n04  ! "  ³ ‘syscon@600000000.microchip,sparx5-cpu-sysconsysconsimple-mfd nБmux-controller mmio-mux)<ˆð‘ reset-controller@611010008microchip,sparx5-switch-reset nJgcbTa‘serial@600100000lvdefault ns16550a n õ„‘ ³ Ñokayserial@600102000l vdefault ns16550a n õ„‘ ³ Ñokayspi@600104000+microchip,sparx5-spi n@@›„‘õ ³ Ñokayspi@0spi-mux¢ +nflash@9jedec,spi-nor¯zn spi@1spi-mux¢ +nflash@9 spi-nandl vdefault¯zn timer@600105000snps,dw-apb-timer nPõÁtimer ³mmc@600800000microchip,dw-sparx5-sdhciÑokay n€l vdefaultõ ÁcoreÍ Ý/¯ ³òü³z pinctrl@6110101e0microchip,sparx5-pinctrlnàP€ 0<@ ³‘cs1-pinsHGPIO_16Msi‘ cs2-pinsHGPIO_17Msics3-pinsHGPIO_18Msisi2-pinsHGPIO_39GPIO_40GPIO_41Msi2sgpio-pinsHGPIO_0GPIO_1GPIO_2GPIO_3Msg0‘sgpio1-pinsHGPIO_4GPIO_5GPIO_12GPIO_13Msg1‘sgpio2-pins HGPIO_30GPIO_31GPIO_32GPIO_33Msg2‘uart-pinsHGPIO_10GPIO_11Muart‘uart2-pinsHGPIO_26GPIO_27Muart2‘ i2c-pinsHGPIO_14GPIO_15Mtwi‘i2c2-pinsHGPIO_28GPIO_29Mtwi2‘emmc-pinsXHGPIO_34GPIO_38GPIO_39GPIO_40GPIO_41GPIO_42GPIO_43GPIO_44GPIO_45GPIO_46GPIO_47MemmcV‘ miim1-pinsHGPIO_56GPIO_57Mmiim‘miim2-pinsHGPIO_58GPIO_59Mmiim‘miim3-pinsHGPIO_52GPIO_53Mmiim‘gpio@61101036c+microchip,sparx5-sgpioÑokayõlvdefaultelswitch nlxgpio@0microchip,sparx5-sgpio-bankn 0”` ³gpio@1microchip,sparx5-sgpio-bankn 0”`gpio@611010484+microchip,sparx5-sgpio Ñdisabledõlvdefaultelswitch n„gpio@0microchip,sparx5-sgpio-bankn 0”` ³gpio@1microchip,sparx5-sgpio-bankn 0”`gpio@61101059c+microchip,sparx5-sgpio Ñdisabledõlvdefaultelswitch nœgpio@0nmicrochip,sparx5-sgpio-bank 0”` ³gpio@1microchip,sparx5-sgpio-bankn 0”`i2c@600101000snps,designware-i2cÑokaylvdefault n+ ³ ›,冠õi2c@600103000snps,designware-i2cÑokaylvdefault n0+ ³ ›,冠õtmon@610508110microchip,sparx5-temp nP °õmdio@6110102b0mscc,ocelot-miim Ñdisabled+ n°$mdio@6110102d4mscc,ocelot-miim Ñdisabledlvdefault+ nÔ$mdio@6110102f8mscc,ocelot-miim Ñdisabledlvdefault+ nø$mdio@61101031cmscc,ocelot-miim Ñdisabledlvdefault+ n$serdes@610808000microchip,sparx5-serdesÆõ n€€]switch@600000000microchip,sparx5-switch$n@@À¯ Jcpudevgcb Ñxtrfdmaptp$³elswitchmemory@0bmemory n compatibleinterrupt-parent#address-cells#size-cellsmodelspi0serial0serial1stdout-pathcpudevice_typeregenable-methodnext-level-cachephandlecache-levelcache-unifiedinterruptsinterrupt-affinitystatus#clock-cellsclock-frequencyclocksranges#interrupt-cellsinterrupt-controller#mux-control-cellsmux-reg-masksreg-names#reset-cellscpu-sysconpinctrl-0pinctrl-namesreg-io-widthreg-shiftnum-csmux-controlsspi-max-frequencyclock-namesassigned-clocksassigned-clock-ratesbus-widthnon-removablemicrochip,clock-delaygpio-controller#gpio-cellsgpio-rangespinsfunctiondrive-strengthresetsreset-namesmicrochip,sgpio-port-rangesngpiosi2c-sda-hold-time-ns#thermal-sensor-cells#phy-cellsinterrupt-names