j38c(Sc*mediatek,mt7623a-rfb-nandmediatek,mt7623 ++7MediaTek MT7623A with NAND reference boardopp-tableoperating-points-v2=Hopp-98000000P\Wopp-198000000P =Wopp-398000000PWopp-598000000P#Wopp-747500000P,Wopp-1040000000P=$W0opp-1196000000PGIWOopp-1300000000PM|mW cpus+emediatek,mt6589-smpcpu@0scpuarm,cortex-a7cpuintermediateM|mHcpu@1scpuarm,cortex-a7cpuintermediateM|mHcpu@2scpuarm,cortex-a7cpuintermediateM|mHcpu@3scpuarm,cortex-a7cpuintermediateM|mH pmuarm,cortex-a7-pmu0 dummy13m fixed-clock]@Hoscillator-1 fixed-clock}rtc32kHoscillator-0 fixed-clockclk26mH*thermal-zonescpu-thermal)7 tripscpu-passiveGިSzpassiveH cpu-activeGSzactiveH cpu-hotGSSzhotH cpu-critGS zcriticalcooling-mapsmap0^ 0c map1^ 0c map2^ 0c timerarm,armv7-timer 0   ]@rsyscon@100000009mediatek,mt7623-topckgenmediatek,mt2701-topckgensysconHsyscon@100010009mediatek,mt7623-infracfgmediatek,mt2701-infracfgsysconHsyscon@100030007mediatek,mt7623-pericfgmediatek,mt2701-pericfgsyscon0Hpinctrl@10005000mediatek,mt7623-pinctrl qrHcir-defaultpins-cir .i2c0-defaultHpins-i2c0 KLi2c1-defaultpin-i2c1 9:i2c1-altHpin-i2c1 i2c2-defaultpin-i2c2 MNi2c2-altHpin-i2c2 z{i2s0-defaultH6pin-i2s0 1HIJ~ /i2s1-defaultpin-i2s1 !"#$% /keys-altH3pins-keys >leds-altpins-leds  mmc0defaultpins-cmd-dat$ opqrvwxyt>Kpins-clk u/pins-rst sKmmc0pins-cmd-dat$ opqrvwxyt> Kepins-clk u /epins-rst sKmmc1defaultH"pins-cmd-dat klmni> Kfpins-clk j/ pins-wp >Kpins-insert Kmmc1H#pins-cmd-dat klmni> Kfpins-clk j /fnanddefaultHpins-ale t /fpins-dat$ oprvyxqsw> Kpins-we u Kfpcie_pin_defaultH)pins_cmd_dat pwm-defaultHpins-pwm spi0-defaultHpins-spi 5678spi1-defaultH pins-spi  spi2-defaultpins-spi ehfguart0-defaultpins-dat OPuart1-defaultpins-dat QRuart2-defaultpins-dat uart2-altHpins-dat syscfg@10005000%mediatek,mt7623-pctl-a-syscfgsysconPHpower-controller@10006000mediatek,mt7623a-scpsysX`lnethifHwatchdog@10007000(mediatek,mt7623-wdtmediatek,mt6589-wdtptimer@10008000,mediatek,mt7623-timermediatek,mt6577-timer psystem-clkrtc-clkpwrap@1000d000,mediatek,mt7623-pwrapmediatek,mt2701-pwrapupwrap spwrap spiwrapmt6323mediatek,mt6323 ledsmediatek,mt6323-led+ disabledmt6323regulatormediatek,mt6323-regulatorbuck_vprocvproc `p0Hbuck_vsysvsys\-abuck_vpavpa 7H0ldo_vtcxovtcxo**Zldo_vcn28vcn28**ldo_vcn33_bt vcn33_bt2Z6ldo_vcn33_wifi vcn33_wifi2Z6ldo_vava**ldo_vcamavcama`*ldo_vio28vio28**ldo_vusbvusb2Z2Zldo_vmcvmcw@2Z$ldo_vmchvmch-2Z$ldo_vemc3v3vemc3v3-2Z$H1ldo_vgp1vgp1O2Zldo_vgp2vgp2O-ldo_vgp3vgp3Ow@ldo_vcn18vcn18w@w@ldo_vsim1vsim1w@-ldo_vsim2vsim2w@-ldo_vrtcvrtc**ldo_vcamafvcamafO2Zldo_vibrvibrO2Z$ldo_vrf18vrf18ldo_vmvmOw@ldo_vio18vio18w@w@ldo_vcamdvcamdOw@ldo_vcamiovcamiow@w@mt6323keysmediatek,mt6323-keys/Hpower[tjhome[rmt6397codecmediatek,mt6397-codecpower-controllermediatek,mt6323-pwrcrtcmediatek,mt6323-rtccir@10013000mediatek,mt7623-cir0 Wclk disabledinterrupt-controller@10200100.mediatek,mt7623-sysirqmediatek,mt6577-sysirq  Hefuse@10206000,mediatek,mt7623-efusemediatek,mt8173-efuse `+calib@424$ Hsyscon@10209000=mediatek,mt7623-apmixedsysmediatek,mt2701-apmixedsyssyscon Hrng@1020f000mediatek,mt7623-rng  rnginterrupt-controller@10211000arm,cortex-a7-gic @!! !@ !` Hadc@11001000.mediatek,mt7623-auxadcmediatek,mt2701-auxadcmainxHserial@11002000*mediatek,mt7623-uartmediatek,mt6577-uart  3- baudbus disabledserial@11003000*mediatek,mt7623-uartmediatek,mt6577-uart0 4. baudbus disabledserial@11004000*mediatek,mt7623-uartmediatek,mt6577-uart@ 5/ baudbusokaydefaultserial@11005000*mediatek,mt7623-uartmediatek,mt6577-uartP 60 baudbus disabledpwm@11006000mediatek,mt7623-pwm`8S "topmainpwm1pwm2pwm3pwm4pwm5okaydefaulti2c@11007000(mediatek,mt7623-i2cmediatek,mt6577-i2c pp ,  maindma+okaydefaulti2c@11008000(mediatek,mt7623-i2cmediatek,mt6577-i2c p -  maindma+okaydefaultwm8960@1a wlf,wm8960H5i2c@11009000(mediatek,mt7623-i2cmediatek,mt6577-i2c p .  maindma+okaydefaultspi@1100a000(mediatek,mt7623-spimediatek,mt2701-spi+ N Vparent-clksel-clkspi-clkokaydefaultthermal@1100b0000mediatek,mt7623-thermalmediatek,mt2701-thermal F thermauxadcthermcalibration-dataH serial@1100c000'mediatek,mt7623-btifmediatek,mtk-btif 2mainokaynfi@1100d000(mediatek,mt7623-nfcmediatek,mt2701-nfc 8%%nfi_clkpad_clkokay3+defaultnand@0>@Ohw] opartitionsfixed-partitions+partition@0 preloaderpartition@40000ubootpartition@c0000 uboot-env partition@140000bootimgpartition@2140000 recoverypartition@4140000rootfspartition@5140000usrdataecc@1100e000(mediatek,mt7623-eccmediatek,mt2701-ecc 7$ nfiecc_clkokayHspi@11014000(mediatek,mt7623-normediatek,mt8173-nor@&ispisf+ disabledspi@11016000(mediatek,mt7623-spimediatek,mt2701-spi+` O q*parent-clksel-clkspi-clkokaydefault spi@11017000(mediatek,mt7623-spimediatek,mt2701-spi+p  w+parent-clksel-clkspi-clk disabledclock-controller@112200005mediatek,mt7623-audsysmediatek,mt2701-audsyssyscon" H!audio-controller,mediatek,mt7623-audiomediatek,mt2701-audioh afeasys%xy{|}~!!!!! ! !!!!!<!=!!"! !!!$infra_sys_audio_clktop_audio_mux1_seltop_audio_mux2_seltop_audio_a1sys_hptop_audio_a2sys_hpi2s0_src_seli2s1_src_seli2s2_src_seli2s3_src_seli2s0_src_divi2s1_src_divi2s2_src_divi2s3_src_divi2s0_mclk_eni2s1_mclk_eni2s2_mclk_eni2s3_mclk_eni2so0_hop_cki2so1_hop_cki2so2_hop_cki2so3_hop_cki2si0_hop_cki2si1_hop_cki2si2_hop_cki2si3_hop_ckasrc0_out_ckasrc1_out_ckasrc2_out_ckasrc3_out_ckaudio_afe_pdaudio_afe_conn_pdaudio_a1sys_pdaudio_a2sys_pdaudio_mrgif_pd xy@AH4mmc@11230000(mediatek,mt7623-mmcmediatek,mt2701-mmc# 'T sourcehclk disabledmmc@11240000(mediatek,mt7623-mmcmediatek,mt2701-mmc$ ([ sourcehclkokaydefaultstate_uhs"# $$syscon@160000007mediatek,mt7623-vdecsysmediatek,mt2701-vdecsyssysconsyscon@1a0000005mediatek,mt7623-hifsysmediatek,mt2701-hifsyssysconH%pcie@1a140000mediatek,mt7623-pciespci@ 0@usubsysport0port1port2+)`< n%%% free_cksys_ck0sys_ck1sys_ck2%%%pcie-rst0pcie-rst1pcie-rst2J&'(Opcie-phy0pcie-phy1pcie-phy2%Yokay8c``default)pcie@0,0+) <cokaypcie@1,0+) <cokaypcie@2,0+) <c disabledt-phy@1a149000.mediatek,mt7623-tphymediatek,generic-tphy-v1+cokaypcie-phy@1a149900*refjokayH&t-phy@1a14a000.mediatek,mt7623-tphymediatek,generic-tphy-v1+cokaypcie-phy@1a14a900*refjokayH'usb@1a1c0000'mediatek,mt7623-xhcimediatek,mtk-xhci G umacippc %nsys_ckref_ck%J+,okayu$-t-phy@1a1c4000.mediatek,mt7623-tphymediatek,generic-tphy-v1@+cokayusb-phy@1a1c4800HrefjokayH+usb-phy@1a1c4900I*refjokayH,usb@1a240000'mediatek,mt7623-xhcimediatek,mtk-xhci $$G umacippc %nsys_ckref_ck%J.( disabledt-phy@1a244000.mediatek,mt7623-tphymediatek,generic-tphy-v1$@+c disabledusb-phy@1a244800$HrefjokayH.usb-phy@1a244900$I*refjokayH(syscon@1b0000005mediatek,mt7623-ethsysmediatek,mt2701-ethsyssysconH/dma-controller@1b007000mediatek,mt7623-hsdmap b/hsdma%ethernet@1b100000/mediatek,mt7623-ethmediatek,mt2701-ethsyscon$(n///ethifeswgp1gp2trgpll/// fegmacppe%/+okaymac@0mediatek,eth-mactrgmiiH2fixed-linkmdio-bus+switch@0mediatek,mt7530/mcm01ports+port@0lan0port@1lan1port@2lan2port@3lan3port@4wanport@6cpu2trgmiifixed-linkcrypto@1b240000mediatek,eip97-crypto$<RST[a/cryp%okaysyscon@1c0000005mediatek,mt7623-bdpsysmediatek,mt2701-bdpsyssysconaliases/serial@11004000chosenserial2:115200n8gpio-keys gpio-keysdefault3factoryfactory  wpswps  memory@80000000smemory regulator-1p8vregulator-fixed fixed-1.8Vw@w@regulator-3p3vregulator-fixed fixed-3.3V2Z2ZH$regulator-5vregulator-fixed fixed-5VLK@LK@H-soundmediatek,mt2701-wm8960-machine480HeadphoneHP_LHeadphoneHP_RLINPUT1AMICRINPUT1AMIC>5default6 compatibleinterrupt-parent#address-cells#size-cellsmodelopp-sharedphandleopp-hzopp-microvoltenable-methoddevice_typeregclocksclock-namesoperating-points-v2#cooling-cellsclock-frequencyproc-supplyinterruptsinterrupt-affinity#clock-cellsclock-output-namespolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicearm,cpu-registers-not-fw-configured#reset-cellsmediatek,pctl-regmappins-are-numberedgpio-controller#gpio-cellsinterrupt-controller#interrupt-cellspinmuxbias-disabledrive-strengthbias-pull-downinput-enablebias-pull-up#power-domain-cellsinfracfgreg-namesresetsreset-namesstatusregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayregulator-always-onregulator-boot-onregulator-enable-ramp-delaymediatek,long-press-modepower-off-time-seclinux,keycodeswakeup-source#io-channel-cellspinctrl-namespinctrl-0#pwm-cellsclock-div#thermal-sensor-cellsmediatek,auxadcmediatek,apmixedsysnvmem-cellsnvmem-cell-namesreg-shiftreg-io-widthpower-domainsecc-enginespare_per_sectornand-ecc-modenand-ecc-strengthnand-ecc-step-sizelabelinterrupt-namesassigned-clocksassigned-clock-parentsassigned-clock-ratespinctrl-1bus-widthmax-frequencycap-sd-highspeedcd-gpiosvmmc-supplyvqmmc-supplyinterrupt-map-maskinterrupt-mapphysphy-namesbus-rangeranges#phy-cellsvusb33-supplyvbus-supply#dma-cellsmediatek,ethsysmediatek,pctlphy-modefull-duplexpausemediatek,mcmcore-supplyio-supplyethernetserial2stdout-pathlinux,codemediatek,platformaudio-routingmediatek,audio-codec