B.8=(=P$mediatek,mt2701-evbmediatek,mt2701&!7MediaTek MT2701 evaluation boardcpus=mediatek,mt81xx-tz-smpcpu@0Kcpuarm,cortex-a7Wcpu@1Kcpuarm,cortex-a7Wcpu@2Kcpuarm,cortex-a7Wcpu@3Kcpuarm,cortex-a7Wreserved-memory[trustzone-bootinfo@80002000mediatek,trustzone-bootinfoW dummy13m fixed-clockb]@rdummy32k fixed-clockb}roscillator@0 fixed-clockrbclk26m#oscillator@1 fixed-clockrb}rtc32kthermal-zonescpu_thermaltripstrip-point@0 Rpassivetrip-point@1LRpassivecpu_crit@08 Rcriticaltimerarm,armv7-timer&0   syscon@10000000 mediatek,mt2701-topckgensysconWrsyscon@10001000 mediatek,mt2701-infracfgsysconWrsyscon@10003000mediatek,mt2701-pericfgsysconW0rsyscfg@10005000%mediatek,mt2701-pctl-a-syscfgsysconWPpower-controller@10006000mediatek,mt2701-scpsyssysconW`#,LQn 3mmmfgethif watchdog@10007000(mediatek,mt2701-wdtmediatek,mt6589-wdtWptimer@10008000,mediatek,mt2701-timermediatek,mt6577-timerW p,3system-clkrtc-clkpinctrl@1000b000mediatek,mt2701-pinctrlW?Tfvqr'i2c0@0pins1KLi2c1@0pins19:i2c2@0pins1MNpwm_bls_gpiopins_cmd_datspi0@0pins_spi5678audiodefault-pins_cmd_datH1HIJ~!"#$% 56 spi1@0pins_spi spi2@0pins_spiefghnorpins1smi@1000c000mediatek,mt2701-smi-commonW, 3apbsmiasync interrupt-controller@10200100.mediatek,mt2701-sysirqmediatek,mt6577-sysirq&W  interrupt-controller@10204000'mediatek,mt2701-cirqmediatek,mtk-cirq& W @ mmsys_iommu@10205000mediatek,mt2701-m4uW P j,3bclk  syscon@10209000"mediatek,mt2701-apmixedsyssysconW rinterrupt-controller@10211000arm,cortex-a7-gic&@W!! !@ !` adc@11001000mediatek,mt2701-auxadcW,3main(:okayserial@11002000*mediatek,mt2701-uartmediatek,mt6577-uartW  3,- 3baudbus:okayserial@11003000*mediatek,mt2701-uartmediatek,mt6577-uartW0 4,. 3baudbus :disabledserial@11004000*mediatek,mt2701-uartmediatek,mt6577-uartW@ 5,/ 3baudbus :disabledserial@11005000*mediatek,mt2701-uartmediatek,mt6577-uartWP 6,0 3baudbus :disabledi2c@11007000(mediatek,mt2701-i2cmediatek,mt6577-i2c Wpp ,A,  3maindma:okayKdefaultYi2c@11008000(mediatek,mt2701-i2cmediatek,mt6577-i2c Wp -A,  3maindma:okayKdefaultYi2c@11009000(mediatek,mt2701-i2cmediatek,mt6577-i2c Wp .A,  3maindma:okayKdefaultYcs42448@48cirrus,cs42448WH,3mclk+spi@1100a000mediatek,mt2701-spiW N, V3parent-clksel-clkspi-clk :disabledKdefaultYthermal@1100b000cmediatek,mt2701-thermalW F, 3thermauxadcythermnfi@1100d000mediatek,mt2701-nfcW 8,%3nfi_clkpad_clk :disabledecc@1100e000mediatek,mt2701-eccW 7,$ 3nfiecc_clk :disabledspi@11014000(mediatek,mt2701-normediatek,mt8173-norW@,&i3spisf:okayKdefaultYflash@0jedec,spi-norWspi@11016000mediatek,mt2701-spiW` O, q*3parent-clksel-clkspi-clk :disabledKdefaultYspi@11017000mediatek,mt2701-spiWp , w+3parent-clksel-clkspi-clk :disabledKdefaultYclock-controller@11220000mediatek,mt2701-audsyssysconW" raudio-controllermediatek,mt2701-audioh afeasys ,xy{|}~  <=" !$3infra_sys_audio_clktop_audio_mux1_seltop_audio_mux2_seltop_audio_a1sys_hptop_audio_a2sys_hpi2s0_src_seli2s1_src_seli2s2_src_seli2s3_src_seli2s0_src_divi2s1_src_divi2s2_src_divi2s3_src_divi2s0_mclk_eni2s1_mclk_eni2s2_mclk_eni2s3_mclk_eni2so0_hop_cki2so1_hop_cki2so2_hop_cki2so3_hop_cki2si0_hop_cki2si1_hop_cki2si2_hop_cki2si3_hop_ckasrc0_out_ckasrc1_out_ckasrc2_out_ckasrc3_out_ckaudio_afe_pdaudio_afe_conn_pdaudio_a1sys_pdaudio_a2sys_pdaudio_mrgif_pd xy@A*syscon@14000000mediatek,mt2701-mmsyssysconWr pwm@1400a000mediatek,mt2701-disp-pwmW,  3mainmm:okayKdefaultY.larb@14010000mediatek,mt2701-smi-larbW,  3apbsmi  syscon@15000000mediatek,mt2701-imgsyssysconWrlarb@15001000mediatek,mt2701-smi-larbW,3apbsmi jpegdec@15004000mediatek,mt2701-jpgdecW@ ,3jpgdec-smijpgdec 0>+jpegenc@1500a000+mediatek,mt2701-jpgencmediatek,mtk-jpgencW ,3jpgenc 0>syscon@16000000mediatek,mt2701-vdecsyssysconWrlarb@16010000mediatek,mt2701-smi-larbW,3apbsmi  syscon@1a000000mediatek,mt2701-hifsyssysconWr usb@1a1c0000'mediatek,mt2701-xhcimediatek,mtk-xhci WG Emacippc , n3sys_ckref_ck O!" :disabledt-phy@1a1c4000.mediatek,mt2701-tphymediatek,generic-tphy-v1W@[ :disabledusb-phy@1a1c4800WH,3refT:okay!usb-phy@1a1c4900WI,#3refT:okay"usb@1a240000'mediatek,mt2701-xhcimediatek,mtk-xhci W$$G Emacippc , n3sys_ckref_ck O$% :disabledt-phy@1a244000.mediatek,mt2701-tphymediatek,generic-tphy-v1W$@[ :disabledusb-phy@1a244800W$H,3refT:okay$usb-phy@1a244900W$I,#3refT:okay%usb@11200000'mediatek,mt2701-musbmediatek,mtk-musbW  mcO&_otg,  "3mainmcuunivpll :okaygconnector%gpio-usb-b-connectorusb-b-connectorRmicro w',(t-phy@11210000.mediatek,mt2701-tphymediatek,generic-tphy-v1W![:okayusb-phy@1a1c4800W!,3refT:okay&syscon@1b000000mediatek,mt2701-ethsyssysconWr)ethernet@1b100000mediatek,mt2701-ethsysconW$(,n)))3ethifeswgp1gp2trgplly))) fegmacppe ) :disabledsyscon@1c000000mediatek,mt2701-bdpsyssysconWrmemoryKmemoryW@sound mediatek,mt2701-cs42448-machine*(Line Out JackAOUT1LLine Out JackAOUT1RLine Out JackAOUT2LLine Out JackAOUT2RLine Out JackAOUT3LLine Out JackAOUT3RLine Out JackAOUT4LLine Out JackAOUT4RAIN1LAMICAIN1RAMICAIN2LTuner InAIN2RTuner InAIN3LSatellite Tuner InAIN3RSatellite Tuner InAIN3LAUX InAIN3RAUX In+,KdefaultY- '5  '6:okaybt_sco_codec linux,bt-sco,backlight_lcdpwm-backlight .D$ 0@P`p6 regulator@0regulator-fixed Ousb_vbus^LK@vLK@ '-( #address-cells#size-cellscompatibleinterrupt-parentmodelenable-methoddevice_typeregrangesclock-frequency#clock-cellsphandleclock-output-namespolling-delay-passivepolling-delaythermal-sensorssustainable-powertemperaturehysteresisinterrupts#reset-cells#power-domain-cellsinfracfgclocksclock-namesmediatek,pctl-regmappins-are-numberedgpio-controller#gpio-cellsinterrupt-controller#interrupt-cellspinmuxbias-disabledrive-strengthbias-pull-downbias-pull-uppower-domainsmediatek,ext-irq-rangemediatek,larbs#iommu-cells#io-channel-cellsstatusclock-divpinctrl-namespinctrl-0#thermal-sensor-cellsresetsreset-namesmediatek,auxadcmediatek,apmixedsysecc-engineinterrupt-namesassigned-clocksassigned-clock-parentsassigned-clock-rates#pwm-cellsmediatek,smimediatek,larb-idmediatek,larbiommusreg-namesphys#phy-cellsdr_modeusb-role-switchid-gpiosvbus-supplymediatek,ethsysmediatek,pctlmediatek,platformaudio-routingmediatek,audio-codecmediatek,audio-codec-bt-mrgi2s1-in-sel-gpio1i2s1-in-sel-gpio2pwmsbrightness-levelsdefault-brightness-levelregulator-nameregulator-min-microvoltregulator-max-microvoltgpioenable-active-high