Ð þí8((Ûð-Broadcom STB (bcm7445), SVMB reference board!brcm,bcm7445brcm,brcmstb,chosen!=console=ttyS0,115200 earlyprintkcpuscpu@0!brcm,brahma-b15FcpuRbrcm,brahma-b15`cpu@1!brcm,brahma-b15FcpuRbrcm,brahma-b15`cpu@2!brcm,brahma-b15FcpuRbrcm,brahma-b15`cpu@3!brcm,brahma-b15FcpuRbrcm,brahma-b15`interrupt-controller@ffd00000'!brcm,brahma-b15-gicarm,cortex-a15-gic@`ÿÐÿÐ ÿÐ@ ÿÐ` dyŠtimer!arm,armv7-timer0’   rdb@f0000000 !simple-busðserial@40ab00 !ns16550a`@« ¤® ’K»Óö@syscon@404000!!brcm,bcm7445-sun-top-ctrlsyscon`@@Š syscon@3e2400#!brcm,bcm7445-hif-cpubiuctrlsyscon`>$´Šsyscon@452000%!brcm,bcm7445-hif-continuationsyscon`E Š interrupt-controller@40a780!brcm,bcm7120-l2-intc,y`@§€d’ECË\ÝŠinterrupt-controller@417280!brcm,bcm7120-l2-intc`Ar€,yd$’FDI ËãÝïŠinterrupt-controller@3e1000 !brcm,l2-intc`>0dy ’ ,hifŠinterrupt-controller@410640 !brcm,l2-intc`A@0dy ’@,ïŠaon-ctrl@410000!brcm,brcmstb-aon-ctrl`AAaon-ctrlaon-sramnand-controller@3e2800okay!!brcm,brcmnand-v7.1brcm,brcmnandnandflash-dma`>(>0,,’nand_ctlrdyflash_dma_donenand@1 !brcm,nandcs`"5Gflash1.rootfs0@0`€flash1.rootfs1@80000000`€€sata@45a000"!brcm,bcm7445-ahcibrcm,sata3-ahciahcitop-ctrl`E  œE€@$ ’sata-port@0`Ysata-port@1`Ysata-phy@458100%!brcm,bcm7445-sata-phybrcm,phy-sata3`Ephysata-phy@0`^Šsata-phy@1`^Šgpio@40a700$!brcm,bcm7445-gpiobrcm,brcmstb-gpio`@§€iyud,’… gpio@4172c0$!brcm,bcm7445-gpiobrcm,brcmstb-gpio`ArÀ@iyud›¯…memory_controllers@f1100000 !simple-busñ memc@0!brcm,brcmstb-memcsimple-bus memc-ddr@2000!brcm,brcmstb-memc-ddr` ddr-phy@6000!brcm,brcmstb-ddr-phy-v240.1``shimphy@8000!brcm,brcmstb-ddr-shimphy-v1.0`€ämemc@80000!brcm,brcmstb-memcsimple-bus memc-ddr@2000!brcm,brcmstb-memc-ddr` ddr-phy@6000!brcm,brcmstb-ddr-phy-v240.1``shimphy@8000!brcm,brcmstb-ddr-shimphy-v1.0`€ämemc@100000!brcm,brcmstb-memcsimple-bus memc-ddr@2000!brcm,brcmstb-memc-ddr` ddr-phy@6000!brcm,brcmstb-ddr-phy-v240.1``shimphy@8000!brcm,brcmstb-ddr-shimphy-v1.0`€äsram@ffe00000!brcm,boot-srammmio-sram`ÿàsmpboot!brcm,brcmstb-smpboot ½ˆxÈ reboot!brcm,brcmstb-reboot Ô memory@0Fmemory0`@@@€@ #address-cells#size-cellsmodelcompatibleinterrupt-parentbootargsdevice_typeenable-methodreginterrupt-controller#interrupt-cellsphandleinterruptsrangesreg-shiftreg-io-widthclock-frequencybrcm,int-map-maskbrcm,int-fwd-maskbrcm,irq-can-wakeinterrupt-namesreg-namesstatusnand-ecc-step-sizenand-ecc-strengthnand-on-flash-bbtphys#phy-cells#gpio-cellsgpio-controllerbrcm,gpio-bank-widthsinterrupts-extendedwakeup-sourcesyscon-cpusyscon-contsyscon